Quantum error correction is vital for implementing universal quantum computing. A key component is the encoding circuit that maps a product state of physical qubits into the encoded multipartite entangled logical state. Known methods are typically not optimal either in terms of the circuit depth (and therefore the error burden) or the specifics of the target platform, i.e. the native gates and topology of a system. This work introduces a variational compiler for efficiently finding the encoding circuit of general quantum error correcting codes with given quantum hardware. Focusing on the noisy intermediate scale quantum regime, we show how to systematically compile the circuit so that either it has the minimal number of noisy operations that are allowed by the noisy quantum hardware or it can achieve the highest fidelity of the encoded state with noisy gates. We demonstrate our method by deriving novel encoders for logic states of the five qubit code and the seven qubit Steane code. Our method is applicable quite generally for compiling the encoding circuits of quantum error correcting codes.
Quantum error correction is vital for implementing universal quantum computing. A key component is the encoding circuit that maps a product state of physical qubits into the encoded multipartite entangled logical state. Known methods are typically not optimal either in terms of the circuit depth (and therefore the error burden) or the specifics of the target platform, i.e. the native gates and topology of a system. This work introduces a variational compiler for efficiently finding the encoding circuit of general quantum error correcting codes with given quantum hardware. Focusing on the noisy intermediate scale quantum regime, we show how to systematically compile the circuit so that either it has the minimal number of noisy operations that are allowed by the noisy quantum hardware or it can achieve the highest fidelity of the encoded state with noisy gates. We demonstrate our method by deriving novel encoders for logic states of the five qubit code and the seven qubit Steane code. Our method is applicable quite generally for compiling the encoding circuits of quantum error correcting codes.
I. INTRODUCTION
Quantum error correction is the key for building largescale universal quantum computers [1] [2] [3] and is important for mitigating errors in noisy-intermediate-scaledquantum (NISQ) computing [4] [5] [6] . By encoding the logical state as a multipartite entangled state of several physical qubits, it allows us to detect and even further correct errors of the physical qubit without destroying the logical state. The five qubit 'perfect' code is one of the earliest known codes [7, 8] . Being the smallest code that is capable of correcting an arbitrary physical error, the code is also advantageous with low-weight stabiliser operators. An even earlier example is the seven qubit Steane code [9] . Also known as the smallest 2D colour code, it has low-weight and symmetrical X and Z stabilisers. As a CSS code it further allows transversal Clifford operations, thus the logical gates of the entire Clifford group are inherently fault-tolerant.
In experiment, quantum error detecting and correcting codes have been implemented in different platforms ranging from superconducting circuits [10] [11] [12] [13] [14] , trapped ions [15] [16] [17] [18] , NV centers in a diamond [19] , optics [20] [21] [22] [23] , and others [24, 25] . However, those experiments are limited to handling only a certain type of errors or with a particular logical states. Comprehensive demonstration of full error correction remains a challenge for the field, mainly due to experimental imperfect controls of the physical qubits and theoretical non-optimal compiling of the encoding and decoding processes. Achieving proof-of-principle realisations using near-term noisy quantum devices is therefore difficult, as the encoding, parity checks and decoding processes may include several dozens of imperfect gates as well as non-trivial environmental decoherence, so that the error burden may go beyond the capability that a code can correct and therefore lead to a logical error that cannot be detected and corrected.
Therefore, realising error correction with NISQ hardware requires both theoretical and experimental advances. Theoretically, the use of classical approaches to reinforce the performance of error correction codes has been exploited [26, 27] . From the experimental perspective, the manipulation of qubits should be improved to the highest accuracy. However, different physical systems have physical hardware arrangements, control pulses, native types of multi-qubit gates, etc. For example, the natural entangling operation between two qubits with certain superconducting circuits and NV centers is a form of CNOT or CPhase gate [28] [29] [30] [31] , while it is a Møren-Søresen gate for many trapped ion systems [32, 33] , and sqrt-SWAP gate may be the native operation in quantum dot systems [34, 35] . Meanwhile, conventional methods for the realisation of error correcting codes do not necessarily involve rigorous analytic or numerical optimisation and therefore may have an unnecessarily large number of gates. It is thus theoretically important to optimally compile quantum error correcting protocols against a specific hardware target.
There are a number of approaches to quantum compilation documented in the literature. These range from classical methods based on exploiting perfect circuit isomorphisms (e.g. gate commutation) [36] [37] [38] [39] [40] , to methods that can 'discover' near-equivalent circuits using a quantum device for the compilation (or, for small circuits, an emulator [41] [42] [43] [44] . In this work, we adopt an approach more closely related to the latter, since we compile in such a fashion as to optimally support any given noisy quantum hardware where formal circuit equivalence may be difficult or impossible to determine. We construct a variational compiler to automatically search for the optimal circuit that encodes a target logical state of an error correcting code. Our compiler first maps the problem into a ground state searching problem where the desired logical state is the ground state of the given (synthetic)
Hamiltonian. Different from the conventional variational quantum eigensolver cases where the energy spectra are unknown, here the energy spectra are known and can be altered. Next, we consider a set of parameterised ansätz circuits and make use of the variational imaginary time evolution method [45, 46] to find the ground state, thus discovering the encoding circuit. The ansätz circuit can be tailored to meet specific requirements of any hardware system and any optimisation target. For example, when considering quantum hardware with only singleand two-qubit gates, we might either minimise the number of two-qubit gates or minimise the overall infidelity of the prepared state.
The structure of the paper is as follows. In Sec. II, we first review the framework of quantum error correction and introduce the problem of circuit compiling. In Sec. III, we introduce the variational compiling algorithm including the construction of the Hamiltonian, the design of ansätz, and the variational imaginary time evolution. In Sec. IV, we show an numerical realisation of the compiling algorithm for different logical states of the fivequbit and seven-qubit codes. We compare our results to existing circuits and discuss its applicability in NISQ computing. We discuss applications of our results and summarise in Sec. V.
II. BACKGROUND: QUANTUM ERROR CORRECTION
The main idea of quantum error correction is to encode logical qubit(s) with a greater number of noisy physical qubits. Many quantum error correcting codes can be described by the stabiliser formalism, where the code space is determined by the joint positive eigenspace of a set of commutative stabiliser operators. Specifically, considering the Pauli group G n on n qubits, G n ≡ {±I, ±iI, ±X, ±iX, ±Y, ±iY, ±Z, ±iZ} ⊗n , (1) the set of stabilisers S for a quantum error correcting code is a subset of G n such that −I / ∈ S and elements in S commute with each other. Suppose S is generated by G = g 1 , . . . , g l , then the code space corresponds to quantum states |Φ L satisfying g i |Φ L = |Φ L for all stabilisers g i . Here we introduce two of the most well known small quantum error correcting codes-the five qubit perfect code and the seven qubit Steane code, which encode one logical qubit state with five and seven physical qubits, respectively. A stabiliser set for the five qubit code is {XZZXI, IXZZX, XIXZZ, ZXIXZ}, and for the Steane code is {XXXXIII, IXXIXXI, IIXXIXX, ZZZIII, IZZIZZI, IIZZIZZ}.
In the logical subspace, the code is further uniquely determined by the logical Z L operator, with |0 L and Z L |1 L = − |1 L . A general logical pure state can be thus represented as |Φ L = a |0 L + b |1 L . For the five and seven qubit codes, all the logical Pauli operators can be transversely realised with corresponding identical local Pauli operators. That is, we have Z L = ZZZZZ and Z L = ZZZZZZZ for the five and seven qubit codes, respectively. For example, the logical |0 L and |1 L states of the five qubit code are defined by
In this work, we focus on the problem of how to prepare a logical quantum state |Φ L = a |0 L + b |1 L by applying an encoding circuit to a given easily-prepared initial state. We aim to find suitable circuits automatically and in a fashion that is 'optimal' according to some user-specified criteria. As context for our work, we now exhibit a few previously-reported examples of encoding circuits for the five qubit code and the Steane code.
For the five qubit code, at minimum five two-qubit gates are required to prepare a logical state. The circuit shown in Fig. 1 (a) encodes a logical minus state |− L with five single-qubit gates and five CPhase gates [47] .
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Previously-known encoding circuits for the seven qubit code. (a) Circuit to encode a logical zero state |0 L [48] . (b) Circuit to fault-tolerantly encode a logical zero state |0 L [49] . Three CNOT gates are applied to the ancilla qubit, which is then measured in {0, 1} basis. If the measurement result is 1, indicating more than one bit-flip errors occurring, the whole circuit is abandoned and restarted from the beginning, until the ancilla qubit is measured to be 0. (c) Circuit to encode an arbitrary logical state [49] .
However, to encode an arbitrary logical state, an extra two-qubit gate is required; a suitable circuit is shown in Fig. 1(b) and was recently reported in Ref. [14] . Encoding a logical qubit with the seven qubit Steane code requires more multi-qubit gates. Fig. 2(a) shows the circuit to prepare a logical zero state |0 L with 8 CNOT gates [48] . This circuit can also be fault-tolerant given three additional two-qubit gates and one ancilla qubit [49] , as shown in Fig. 2(b) . To encode an arbitrary logical state, one may use the circuit shown in Fig. 2 (c), which has 11 CNOT gates [49] .
It is in general non-trivial to find an efficient encoding circuit for a given error correcting code, and the circuit found by hand may not be optimal or compatible with specific experimental hardware. The present work solves this problem by introducing a variational way of compiling the encoding circuit. We show in the following that even the presented encoding circuits for the five and seven qubit codes are not necessarily optimal.
III. VARIATIONAL CIRCUIT COMPILING FOR QUANTUM ERROR CORRECTION
Here we introduce the variational circuit compiler for preparing a logical state of an error correcting code. The key idea is to construct a Hamiltonian so that the target logical state is its ground state. Then with a parameterised ansätz circuit, we optimise the parameters in order to find the ground state of the Hamiltonian and hence the encoding circuit of the target logical state. We can either realise the variational circuit compiler with a classical emulator for small error correcting codes, or with a quantum computer for the general case. In the following, we first introduce the variational circuit compiler and show how to design the Hamiltonian. Then we review the recently proposed variational imaginary time evolution for finding the ground state of the Hamiltonian. We also present the realisation of the compiler with quantum circuits. Finally we discuss ansätz design with respect to different quantum hardware.
A. Variational circuit compiler
We first show that any logical state of a stabiliser code can be straightforwardly described as the ground state of a Hamiltonian. Suppose an error correcting code is stabilised by the generator set {g i }. By definition we have
where |Φ L is an arbitrary logical state. The stabilisers only forces the state into the code space. Suppose the logical state is a single-qubit state, it can be further uniquely determined by an additional logical operator
Suppose |Φ L = α |0 L + β |1 L , it can be further decomposed as a linear sum of logical Pauli operators X L , Y L , and Z L as
which satisfies O L |Φ L = |Φ L . In general, when the error correcting code encodes more than one qubit, one can always construct a set of logical operators that determines any logical state. Therefore, we can construct a Hamiltonian,
and the target state |Φ L is its unique ground state
with energy E 0 = − ( i c i + c o ). As the terms of the Hamiltonian commute with each other, its eigenstate should be the eigenstate of each term. Thus, it is not hard to see that the first excited state has an energy
To find the encoding circuit that prepares the target logical state |Φ L , we employ variational methods for determining a Hamiltonian's ground state (an approach of much current interest). We first prepare a trial state via a parameterised quantum circuit, called an ansätz, ψ( θ) = V ( θ) |0 , where |0 refers to a quantum register of which all the data qubits are initialised at |0 , and V ( θ) is described with m parameters,
. Suppose the ground state of the Hamiltonian H can be represented by the circuit ansätz, then the problem is rephrased as finding an set of parameters θ min which minimises the energy
The minimisation can be accomplished by any optimisation algorithm, such as simple gradient descent or the imaginary time evolution [45, 46] as we presently review. The design of ansätz with respect to different quantum hardware will also be discussed shortly.
In practice, we may not be able to find the exact ground state, for example because it lies outside the set of states reachable from the ansätz, or because of the existence of gate noise, etc. Suppose the minimal energy we can find is E min , then we can also lower bound the fidelity between the state ρ we find and the target logical state |Φ L according to
where we denote c = min{c i , c o } and assume E min ∈ [E 0 , E 1 ]. The proof of Eq. (9) can be found in Appendix. Therefore, when observing an energy that is close to the ground state energy, we are assured that the state is indeed close to the exact ground state. In the rest of this paper, we thus only focus on minimising the energy of the Hamiltonian.
B. Variational simulation with imaginary time evolution
In previous studies we have found that the imaginary time evolution method can outperform conventional op-timisation methods [45, 46] , therefore we opt to use the variational imaginary time approach as our ground state finding strategy. Needless to say, other variational methods could equivalently be substituted and this is an area for future study. We briefly review the theory here for self-consistency, including both the pure and mixed state cases thus supporting both noiseless and noisy operations in realising the encoding circuit.
Pure state
The imaginary time evolution is defined as
or equivalently
with τ being imaginary time and E τ = φ(τ )|H|φ(τ ) .
As the amplitudes of all excited eigenstates decay faster than the ground state, we always have |φ(∞) being the ground state of the Hamiltonian H. While the imaginary time evolution cannot be directly realised via a unitary quantum circuit, it can be emulated via the variational algorithm. Assuming the state |φ(τ ) can be well approximated by a parameterised state |φ(τ ) = |ψ(θ 1 , θ 2 , ...) with real parameters θ i , the imaginary time evolution of the quantum state |ψ(τ ) can be mapped to the evolution of the parameters as
where
Suppose for the initial state we have |φ(τ ) = |ψ(θ 1 (0), θ 2 (0), ...) , thus we can update the parameters θ = (θ 1 , θ 2 , ...) via θ(τ + ∆τ ) = θ(τ ) + ∆τ * θ (τ ) to emulate imaginary time evolution. Here we chose ∆τ to be a sufficiently small step size.
Mixed state
When the state is a mixed state, the imaginary time evolution obeys [46] 
When considering a parameterised density matrix ρ( θ(τ )), the imaginary time evolution of ρ( θ(τ )) is mapped to the evolution of the parameters as
C. Implementation on quantum circuits
Our variational circuit compiler can be emulated with a classical computer for small error correcting codes or it can be implemented with quantum circuits for general codes. Here we briefly discuss the implementation of the pure state case with quantum circuits and we refer to Ref. [46] for the discussion of the mixed state case.
As the target logical state is the unique ground state of a Hamiltonian, we thus make use of the variational imaginary time evolution method to find the ground state. For the pure state case, we need to measure every term of A and B defined in Eq. (13) . Suppose we consider an ansätz
is a single-qubit rotation around the X, Y or Z axis of the Bloch sphere. We can then decompose the derivative of the state as
Thus each term of A consists of
where we assume H = k λ k H k with H k representing a tensor product of Pauli matrices. As all those terms are in a general form of a e iθ 0 | U |0 , they can be efficiently measured with the Hadamard test quantum circuit or equivalent but simpler methods [50, 51] .
Building block of the ansätz. The circuit starts with three single-qubit gates applied to each of the data qubits. Then elementary blocks are randomly inserted into the circuit. Each elementary block consists of one two-qubit gate followed with three single-qubit gates on both of the two data qubits. Ry and Rz represent a single-qubit rotation over the Y and Z axes of the Bloch sphere respectively, where the rotation angle is the parameter to be updated over time.
D. The ansätz
Our variational circuit compiler assumes the logical state can be prepared by a parameterised ansätz. For different quantum hardware, the ansätz can have different structures. Here, we introduce the general structure of the ansätz considered in this work, as shown in Fig. 3 . We consider parameterised single-qubit gates rotating along the Pauli basis. For example, the gate R x is defined as R x = exp(−i θ 2 X) with the rotation angle being a variable parameter θ. The definitions of R y and R z are similar. We also consider general two-qubit gates composed by a fixed two-qubit gate followed by six parameterised singlequbit gates. The overall structure of the ansätz is shown in Fig. 3 , where three single-qubit rotations with different parameters are firstly applied to each of the data qubit following the order of R z R y R z . The gate set is chosen such that an arbitrary single-qubit rotation can be realised. With given constraints in the connectivity of the qubits and the type of two-qubit gates that can be realised in a given quantum hardware, a certain number of multi-qubit sets are then inserted into the circuit, where one gate set consists of a multi-qubit gate followed with three single-qubit gates applied to each of the data qubits.
For a given ansätz, which is either randomly generated or following a certain procedure, we update the parameters of the single-qubit gates in order to minimise the energy of the Hamiltonian. Based on different ansätz or different initial values of parameters, we could either reach the ground state verified by the ground state energy, or we may reach a local minimum. In this case, it may indicate that the ansätz cannot represent the tar-get state, so the experiment is abandoned and restarted until the energy reaches close to the ground state energy. In order to minimise the number of parameters or single-qubit gates, circuit compilation is applied with the following rule: after each several steps, gates with small parameters are removed; this process continues until the energy starts to increase. The technique cannot guarantee to find a circuit with minimum number of parameters, though many equivalent circuits can be found and selected.
In practice, one may also need to change the structure of the ansätz when the previously selected ansätz is not powerful enough to represent the target state. Different strategies can be applied here by either adding more single and two-qubit gates or fully adopting a different ansätz structure. Trying all possible ansätz structures is in general impossible for a large error correcting code. Therefore one may either systematically explore a given family of ansätz structures, or alternatively we may apply some kind of circuit morphing algorithm to the ansätz (as recently discussed in Ref. [41, 52, 53] ). In the following, we focus on the five-and seven-qubit codes, and show numerical emulation of the variational compiler for these two codes with different ansätz structures.
IV. NUMERICAL SIMULATIONS
In this section we present numerical simulations for the variational circuit compiler. The simulation is performed on a classical computer with the Quantum Exact Simulation Toolkit (QuEST) package [54] , which is a high performance classical simulator written in C/C++. We focus on the five and seven qubit codes and consider two scenarios with noiseless and noisy gates. Several particular states are considered in the simulation, including eigenstates of the Pauli basis |0 L , |− L and the magic state |T L = (|0 + e πi/4 |1 )/ √ 2. For the Hamiltonian, we set the coefficients of all the terms to be the same and normalise them so that the ground state energy is −1. In particular, the Hamiltonian corresponding to a logical state |Φ L of the five or seven qubit code is
where g i are the stabilisers for the five or seven qubit code, O L is the logical operator defined in Eq. (4), n = 5 for the five qubit code, and n = 7 for the seven qubit code. We can verify that H |Φ L = E 0 |Φ L with E 0 = −1 and E 1 = −(n − 1)/n for the first excited state. Following Eq. (9), when we find a state ρ with energy E min , its fidelity to the target state |Φ L is lower bounded by
when E min ∈ [−1, −(n − 1)/n].
We also consider different constraints of the circuit topology for different hardware structures, as revealed in the choice of ansätze. The constraints could be from practical experimental limitations or inferred from preferences in a future experimental design. In this paper, we take three constraints as examples to illustrate our method:
(1) Minimise the number of two-qubit gates, as most quantum hardware has a lower fidelity for two-qubit gates;
(2) Only use a single type of two-qubit gate, reflecting the fact that hardware typically supports one entangling process at the physical level;
(3) Only apply nearest-neighbour interactions, such as in superconducting qubit systems.
Note that while searching for circuits satisfying (2) or (3), (1) is also applied by default, as more simplified circuits are usually preferred. At the start of one experiment, an ansätz is generated based on the constraints, with all parameters initialised from a small value around zero. The parameters are then updated through the variational imaginary time algorithm, until the energy becomes static in a local minimum, in which case the ansätz is abandoned, or goes to the ground state energy, in which case we consider the current ansätz is successfully configured. The number of parameters is also gradually reduced in the simulation process: if a certain parameter is found to be around zero, a further simulation is attempted with that gate omitted. This procedure continues until the energy starts to increase. With this trick, we manage to largely reduce the number of parameters and accelerate the searching process.
In the following, we give several examples of applying our compiler for certain logical states prepared with the five and seven qubit code.
A. Compiling with ideal gates
We first consider the case where gates are assumed to be perfect. In this case, we can focus on the optimisation with pure state imaginary time evolution.
We first consider the five qubit code. By considering the circuit with the minimum number of two-qubit gates, we first rediscover the circuits for encoding the |− L state, which is consistent with the latest conventional circuit as shown in Fig. 1(a) . We also note that with five Controlled phase gates, the circuit is capable of encoding the |0 L state with additional transversal singlequbit gates. As our method is capable of discovering different but equivalent circuits, we show one example in Fig. 4(a) , which encodes a logical minus state |− L .
Next, we apply our compiler for the magic state |T L and we find the encoding circuit as shown in Fig. 4(b) . The encoding circuit for the magic state is also consistent with the circuit for encoding an arbitrary logical state as shown in Fig. 1(b) . Therefore, our results indicate that there exists no more efficient circuit for encoding the magic state in contrast to the |− L state.
In addition to rediscovering existing encoding circuits, our compiler can also find efficient encoding methods when considering a variety of constraints on the circuit structure. First, we consider the case where sqrt-SWAP gates are considered as the only type of two-qubit gates in the ansätz. The sqrt-SWAP gate is a non-Clifford gate, so it is not often seen in conventional error correction encoding circuits. On the other hand, it may be a nat-ural two-qubit gate [55] . The canonical approach would be to convert this gate into a CNOT/CPhase gate in a circuit design. As one CNOT gate is decomposed into two sqrt-SWAP gates and several single-qubit rotations, at minimum 10 sqrt-SWAP gates are then required to encode a |− L state. We show here that by applying the sqrt-SWAP gate into the ansätz directly, the number of the sqrt-SWAP gates can be reduced to eight as shown in Fig. 4(c) . Next, we consider the case where the ansätz is restricted to allow only nearest-neighbour interactions, which is common for solid state qubits. We present in
FIG. 5. Circuit to encode a logical magic state |T L = √ 2 2 (|0 L + e π 4 i |1 L ) with the seven qubit code. Minimumly 9 two-qubit gates are required to prepare the state. Fig. 4(d) a circuit satisfying the constraint, which prepares the magic state |T L with seven nearest-neighbour CPhase gates. (Note that here we specified that CPhase gates should be the only two-qubit gates; if we relax this and subsume certain single-qubit and CPhase gates into CNOT gates, then this circuit simplifies further.)
For the seven qubit Steane code, we also first rediscover the encoding circuits for the |0 L state as shown in Fig. 2(a) , which has 8 CNOT gates. For the magic state, we find a circuit that only uses 9 CNOT gates, in contrast to the encoding circuit for an arbitrary state, which requires 11 CNOT gates as shown in Fig. 2(c) .
B. Noise-robust circuits
In this section, we consider the practical scenario with noisy gates. For each gate, we apply a small probability of depolarising noise as follows,
We emphasise that any noise model could be employed here; we consider depolarising noise for this first study in order to more readily compare to known methods and results. Then we aim to find the most noise-robust encoding circuit for preparing a target logical state. Here, we also consider an ancillary qubit, which is applied to the circuit and post-selected in a similar way to faulttolerant state preparation. Note that when the ancilla is not entangled with the physical qubits, it reduces to the previous case where there is no ancilla. As the encoded state is a mixed state, we make use of the mixed state mode of the QuEST and the imaginary time evolution for mixed states. We search over a large number (order 10000) of different ansätze, and we obtain the circuit corresponding to the lowest energy. We then verify that this circuit performs better in the presence of small gate noise than the circuits found in the earlier section, which were found under the zero-noise assumption. 6 . A noise-robust circuit to encode a logical minus state |− L with the five qubit code. In addition to the first part of the circuit (Fig. 4(a) ) which prepares |− L , three two-qubit gates are applied from the ancilla qubit, which is then measured in the {+, −} basis. If measured to be −, the output is abandoned and re-prepared until the measurement result is +.
For the five qubit code, a noise-robust circuit is found for encoding the logical minus state |− L as shown in Fig. 6 . The circuit contains two parts, with the first part (gates on the data qubits) preparing a logical minus state, while the second part (gates between the data qubits and the ancilla) detecting and post-selecting errors. Note that the second part is a logical X L operator which does not change the logical state.
It is interesting to reflect further on the principle of the circuit which our automated method has found. We could generalise the rule to any error correction codes with transversal Pauli gates. For example, a noise-robust circuit to encode any of the logical states |0 L , |1 L , |+ L , |− L , |+i L , |−i L could be realised by preparing the states with the non-fault-tolerant (non-FT) circuits first and applying a transversal logical operator (which does no change to the logical state) for detecting and post-selecting errors. We notice that by combining the transversal logical operator with the stabiliser operator, some Pauli terms can be cancelled out. If replaced 7 . Circuit to fault-tolerantly measure one stabiliser operator with the five qubit code. The first and second ancillae need to be measured to be + and 0, or otherwise the output is abandoned.
with this new operator for error detection, the circuit is noise-robust. Note that the circuit shown in Fig. 6 is not fully fault tolerant, as the logical state prepared with the five-qubit code can be corrupted by any single error, while measuring out one logical operator and applying post selection cannot guarantee FT detection of any single error. However, circuits to prepare some logical states with the Steane code applied with error detection can be realised fault-tolerantly, as the error detection needs only to detect a certain type of noise, while the logical states are immune to the other type of noise. For example, a logical |0 L encoded with the Steane code is immune to any phase noise. The circuit discovered by Goto [49] to prepare a FT logical zero state |0 L with the Steane code (as shown in Fig. 2(b) ) is an example. For the Steane code, it further allows transversal Clifford gates, so one may feel that the same trick can be applied. That is, to test the fault tolerance of the circuit, we measure the logical operator P , when it belongs to the Clifford group and satisfies P |Φ L = |Φ L , with |Φ L being the target logical state. Unfortunately, if an error occurs to a data qubit, an extra gate needs to be applied to the data qubit even the ancilla is measured in +. Therefore, post error detection or error correction procedure is still required to remove the single error, as pointed out in Ref. [49, 56] .
In general, there are no universal transversal logical operators for small error correcting codes. Thus we cannot apply the same trick to fault tolerantly prepare an arbitrary logical state, such as the magic state of the five and seven qubit code. However, a FT circuit can be realised by measuring all the stabiliser operators and applying post selections: the ancilla should always be measured to be 1, otherwise the circuit is abandoned and restarted from the beginning. Note that measuring all the stabiliser operators cannot guarantee fault tolerance of the circuit -a logical error created before the error detection cannot be found. As it takes a relatively long time to prepare a logical state, this approach may not be ideal for systems with short coherence time. On the other hand, one can measure one of the stabiliser operators and still benefit partially -one might call such a circuit noise robust. i |1 L ) with the seven qubit code. The error rate for single-qubit gates, two-qubit gates and measurements is the same. The blue curves represent the case where the logical state is prepared with the non-FT circuits in Fig. 4(a) and Fig. 5 for the two codes respectively. If one of the four/six stabiliser operators is measured with one ancilla and post selection is applied, the average behaviour of the four/six cases is shown as the red curves, while the orange ones refer to the same scenario but the operators are measured fault-tolerantly with two ancillae. The purple curve in (a) refers to the case where a logical X operator is measured, with the circuit shown in Fig. 6 , except that the error detection is conducted fault tolerantly with additional ancilla. The greens refer to the case where all the stabiliser operators are measured with two ancillae.
We also note that measuring the stabiliser operators can also be fault tolerant with an extra flag qubit, as shown in Fig. 7 . After a logical state is prepared nonfault-tolerantly with the five qubit code, we measure one of the stabiliser operators. The flag qubit is to detect errors occurring between one of the two-qubit gates as shown in the figure.
Finally, we compare the fidelity of the prepared logical state with different encoding circuits as discussed above. In Fig. 8 , we show the fidelity change with respect to an increasing gate error rate. The error rate is the same for single-qubit gates, two-qubit gates and measurement. A logical minus state is prepared with the five qubit code with circuit shown in Fig. 4(a) . We see that with small noise, applying error detection always leads to a higher fidelity. However, as the gate error rate gradually increases, the extra noise introduced with the extra gates negates the advantage of error detection. In Fig. 8(a) , there is a small gap between the blue and the red curves, indicating that measuring one stabiliser operator nonfault-tolerantly only gains a small benefit over the case where no error detection is performed. However, such an advantage increases if the measurement is conducted fault-tolerantly with one more ancilla. The purple curve, representing post selection by measuring the X operator, has an overall higher fidelity than the red and orange ones probably due to one fewer two-qubit gate applied. If all the stabiliser operators are measured fault-tolerantly with post selection applied, as demonstrated by the green curve, the fidelity is higher than the non-FT circuit when the gate error rate is smaller than 8.6%. Note we have verified that in this case, the circuit involving measuring all the stabilisers fault-tolerantly is fault-tolerant. In Fig. 8(b) , a logical magic state
is prepared with the seven qubit code. Compared with (a), we see a group of curves with different shapes but a similar trend, that the curves applied with post selection have a higher fidelity given a small gate error rate. The advantage starts to vanish when the gate error rate is larger than 11%. In this case, we found the circuit involving measuring the full stabiliser set is not faulttolerant but still leads to a notably higher state fidelity. The result suggests the noise-robustness of our method.
V. DISCUSSION
In this work, we introduce the variational circuit compiler for efficiently encoding the logical state of an error correcting code. We construct a Hamiltonian so that the target logical state is its ground state and it can be found with the variational imaginary time evolution method. We consider the five and seven qubit codes as examples.
When having noiseless operations, we show the encoding circuit to prepare different logical states with the minimal number of gates for different hardware structures. When considering noisy gates, we discover the encoding circuit to prepare a target state with the highest fidelity. By introducing ancillary qubits and applying post selection, we found noise-robust circuits for preparing logical states. We also compare the fidelity of logical states prepared with different encoding circuits with respect to different gate error rates. Our work thus opens a new avenue for automatically compiling circuits for implementing error correcting codes. Future studies may focus on the design and searching of ansätze for different codes and the realisation of the compiler with a real quantum computer.
It is natural that some of the highest-performing circuits found by our approach were previously known, since we opted to explore two very well-studied codes and moreover we employed a noise model (depolarising noise) which has been the canonical model of choice for previous work. However we emphasise that our approach is by no means limited to these choices -through our automated discovery process it will be possible to find optimal circuits relevant to newly emerging codes, or for bespoke error models that are matched to specific hardware implementations. Here we prove Eq. (9). Suppose we have a Hamiltonian H with ground and first excited energy denoted by E 0 and E 1 , respectively. Given a quantum state ρ with averaged energy E = Tr[ρH] satisfying E ∈ [E 0 , E 1 ], we want to prove
where we denote c = E 1 − E 0 and |ψ 0 being the ground state of H.
Proof. Denote the eigenstates of H by |ψ i with corresponding eigenvalues E i satisfying E i ≤ E j when i ≤ j. Then we have
(A2)
In the third line, we make use of the definition of F in Eq. (A1); In the fourth line, we make use of the ordering of the eigenvalues; In the fifth line, we make use of i≥1 ψ i | ρ |ψ i = 1 − ψ i | ρ |ψ i = 1 − F . Solving the equation, we thus get the lower bound of the fidelity F based on the energy E as in Eq. (A1).
